

FPGA Based Implementation Of Distributed Arithmetic-FIR Filter Design Using Approximate Karatsuba Multiplier And VLCSA

Rajat Kumar*, Aman Kumar

Electronics and Communication Engineering, National Institute of Technology Hamirpur, 177005, Himachal Pradesh, India

ABSTRACT

In this study, a high-throughput and low-latency Optimized DA-FIR filter architecture is proposed by integrating a optimized Approximate Karatsuba Multiplier (opt-AKM) and optimized Variable Latency-Reduced Carry Skip Adder (opt-VLCSA). The opt-AKM accelerates partial product computation using a combination of Booth Encoding, Wallace Tree reduction, and Carry-Save Adders, significantly reducing computational complexity. Meanwhile, the opt-VLCSA minimizes critical path delay through a carry propagation scheme combining carry-skip and carry-lookahead logic. To further enhance throughput, both opt-AKM and opt-VLCSA are implemented using a pipelined structure, resulting in improved parallelism and efficient resource utilization. Simulation and synthesis results confirm significant improvements in speed, power efficiency, and hardware resource utilization compared to conventional DA-FIR designs. The implementation is carried out using Verilog in Vivado 2024.1, and experimental evaluations demonstrate that the proposed Optimized DA-FIR filter integrated with opt-AKM and opt-VLCSA achieves reduced delay, lower static power consumption, and enhanced overall performance.

Keywords: Approximate Karatsuba Multiplier, Variable Latency-Reduced Carry Skip Adder, Verilog in Vivado 2024.

INTRODUCTION

Digital Signal Processing (DSP). The usage of DSP for developing Digital FIR filters and there FPGA implementation. such as low-pass, high-pass, band-pass, band-stop filters along with Noise removal application in SDR. has developed as Distributed arithmetic-FIR filter design using Approximate Karatsuba Multiplier and VLCSA [1]. For developing electrical devices such as accelerators, sensors, and filters has developed as more effective [2]. In the application of recursive, the transverse filter, Fast Fourier Transform (FFT), Discrete Fourier Transform (DFT) and multiplier are operated in their integration [3]. The effectiveness of the (DSP) technique through suggestions for the arithmetical units of architectural design is valuable on its own [4]. According to recent research, an arithmetic method that includes data sharing procedures gives significant increases in speed based on mathematical optimization [5]. Moreover, the multiplier-low Finite Impulse Response (FIR) filter design replaces the development

operations through various moved supplements, depending on the findings [6]. The linear and stable transition response is safeguarded through FIR filter that reduced the shared applicant in numerous Digital Signal Processing (DSP) applications [7]. Filters are applied in input signals frequency range, passive filters reduce the signal [8]. A filter is a tool that periodically reshapes the signal waveform [9]. The primary objective of digital signal processing filter is reduce noise, which improves signal efficacy and to eliminate adequate information as signal [10]. Various methods of filters are used to diminish the impact of noise [11]. The multiplication of Finite Impulse Response filters raises the clock frequency while decreasing area and power. A finite Impulse Response method needs a greatly sophisticated set of equality restrictions [12]. This complexity is diminished through multiplier-less FIR filters permit simplifying shift networks and add-ons to perform multiplication functions using various initiatives [13]. The aim of filter adaptation is to reduce the mean square error among the desired and filter output. DA

Relevant conflicts of interest/financial disclosures: The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

architectures are employed to decrease the filter design complexity [14]. Two memory units are employed in the filter through multipliers to construct the DA structures, one to hold the filter product and another one to stock the updated weights [15]. Because the inclusion of multipliers as well as adders increases the critical route time at the filter designing, the truncation based partial product generation is utilised [16]. The adaption latency is then minimized using a new partial product generator as well as an upgraded and stabilized pipeline structure [17]. The problems in the previous approaches are in applications, noise from the surrounding environment diminishes the quality of the voice and audio signal. Noise cancellation (NC) gained lots of attention as a system to eliminate speech signal containing noise to enhance the quality of speech and audio signal. The adaptive filter is a significant noise cancellation building block that delivers noise reduction in the absence of prior knowledge of noise and signal. Generally, there is a tradeoff among hardware complexity and filter performance linked with the word length of multipliers (usually coefficients). Increasing the coefficient word length increases the execution complexity, and decreases the coefficient word length outcomes at larger filter response error [18] [19] [9] [20] [21] [22]. This compensation is essential for the execution of entire filters. Therefore, effectual design is needed to attain noise reduction; reducing energy per operation (EPO), lower yields per area (TPA) is motivated to do this task

In this manuscript, High Throughput and Low Latency optimized DA-FIR filter design integrated with optimized Approximate Karatsuba Multiplier (opt-AKM) and optimized Variable Latency Carry Skip Adder (opt-VLCSA) is proposed for designing low pass filter application and its FPGA implementation. The primary contributions of this manuscript are summarized as follows;

- Development of a Fully Custom DA-FIR Filter Architecture:

Designed and implemented a DA-FIR filter that integrates novel optimized modules (HE-AKM and HLR-CSA) for efficient signal processing.

- Design and Integration of opt-AKM (Optimized Approximate Karatsuba Multiplier):

Combined Booth Encoding, Truncated Multiplication, Wallace Tree, and Approximate Adders to reduce complexity, power, and delay in multiplication stages.

- Design and Integration of opt-VLCSA (Optimized variable Latency Carry Skip Adder):

Implemented a hybrid carry-skip and carry-lookahead adder to minimize carry propagation delay and improve overall speed in accumulation stages.

- Optimization of Hardware Performance:

Achieved significant reductions in delay (timing), power consumption, and area usage, compared to traditional DA-FIR implementations.

- High-Precision Fixed-Point Coefficient Handling: Efficiently supported Q15 fixed-point filter coefficients for accurate and hardware-friendly FIR filtering.

- Real-Time Signal Filtering Demonstrated:

Verified filter performance using real-world sinusoidal and noisy audio signals, showing clear removal of unwanted frequency components.

- Matlab-to-Hardware Signal Pipeline:

Developed a methodology to extract filter coefficients from MATLAB and seamlessly integrate them into Verilog simulations, bridging software and hardware design.

- Validation of Filter Stability and Accuracy:

Validated output waveform integrity and frequency isolation to ensure that signal distortion is minimized and filtering goals are met.

- Scalable and Reusable Module Design:

Modular Verilog code enables reuse of HE-AKM and HLR-CSA components in other DSP and VLSI systems beyond FIR filters.

- Contribution to Low-Power, High-Speed VLSI DSP Systems:

The proposed filter architecture contributes to the field of efficient VLSI signal processing, especially

in applications requiring low latency and energy efficiency.

II. Motivation and Contribution

Motivation for Optimization Traditional FIR filters, while accurate and stable, often require a large number of multipliers and adders, leading to increased power consumption, area overhead, and processing delay—especially in high-tap or real-time filtering applications. Distributed Arithmetic (DA) addresses the need to eliminate conventional multipliers, but the performance bottleneck then shifts to the accumulation of partial products and their associated arithmetic operations.

Moreover, as FIR filters scale in size and precision (e.g., for audio, biomedical, or communication systems), the delay introduced by conventional multipliers and ripple-carry or fixed-latency adders becomes a significant concern. In such systems, achieving both speed and energy efficiency becomes critical, which cannot be achieved with standard arithmetic units alone.

This creates a strong motivation to optimize the arithmetic blocks within the DA-FIR architecture—specifically, the multiplier and the adder, using advanced and application-aware techniques. Key Contributions To address the above challenges, the following major contributions are made in this work:

A. Optimized Approximate Karatsuba Multiplier (AKM)

A novel multiplier architecture is developed using a Karatsuba-based divide-and-conquer algorithm, which recursively splits input operands for more efficient multiplication. The multiplier integrates Booth Encoding, Wallace Tree Reduction, Carry Save Adders (CSA), and Approximate Adders to reduce hardware complexity and power usage. The use of approximate adders exploits the error-tolerance nature of FIR filters in non-critical paths to trade off a small precision loss for significant performance gains.

B. Optimized Variable Latency Carry Skip Adder (VLCSA)

A high-speed adder that combines the benefits of carry skip and carry select mechanisms. The VLCSA dynamically adjusts the carry propagation delay based

on actual input conditions, thereby reducing average delay compared to fixed-latency adders. It is seamlessly integrated into the accumulator stage of the DA-FIR filter, improving both speed and power efficiency.

C. Design and Implementation of the Optimized DA-FIR Filter

A complete FIR filter is designed using the optimized AKM and VLCSA components.

The architecture is described in Verilog HDL and synthesized in Xilinx Vivado.

Simulation results confirm correct filtering behavior with significant reductions in delay (up to 25 ns), power, and logic utilization compared to standard DA-FIR architectures.

This work therefore provides a high-speed, low-area, and energy-efficient FIR filter solution that is well-suited for real-time applications.

III. Optimized Approximate Karatsuba Multiplier

In high-speed and area-constrained VLSI systems, multiplication is often the most resource-intensive operation. Traditional multipliers such as array or shift-and-add methods suffer from high delay and power consumption, especially for wide operands. The Karatsuba algorithm offers a divide-and-conquer approach that reduces the number of partial products by recursively breaking large multiplications into smaller ones. However, even Karatsuba's efficiency can be improved further for digital signal processing (DSP) applications—like FIR filters—where error tolerance allows for approximate computing. By introducing approximate adders into non-critical paths and optimizing partial product generation and accumulation using Booth encoding and Wallace tree structures, significant gains in speed, area, and power are achieved.

The Optimized AKM

Karatsuba multiplication for recursive partitioning, Booth encoding for reducing the number of partial products, Wallace tree and Carry-Save Adders (CSA) for fast accumulation, and Approximate Adders for resource-efficient summation. Input A and B (n-

bits) are divided into two or more smaller segments using the kartasuba method.

$$A = A1 \times 2^{n/2} + A0$$

$$B = B1 \times 2^{n/2} + B0$$

Kartasuba Equations :

$$A \times B = P2 \times 2^2 + (P1 - P2 - P0) \times 2^n + P0$$

where

$$P0 = A0 \times B0$$

$$P1 = (A1 + A0) \times (B1 + B0)$$

$$P2 = A1 \times B1$$

n is the width of input (8-bit or 16-bit input)

Internal Components:

II. Booth Encoder

The Booth Encoder reduces the number of partial products by encoding bits in groups, which is particularly effective for signed number multiplication. In Radix-4 Booth encoding, two bits are grouped to decide whether to multiply the multiplicand by 0, ± 1 , or ± 2 . This leads to fewer partial products, lowering the overall critical path and power usage. Reduce product using grouping

Group bit:

$$bi + 1, bi, bi - 1$$

Encoded Result :

0 if 000 or 111

+1 if 001 or 010

-1 if 101 or 110

+2 if 011

-2 if 100

III. Wallace Tree

The Wallace Tree is a parallel structure that reduces multiple partial products into two rows using full and half adders in a tree-like structure. It minimizes the height of the addition tree, thereby reducing delay.

IV. Carry Save Adder

CSAs are used to sum three or more operands simultaneously without immediately propagating carries. This speeds up multi-operand addition in the Wallace tree stage and prepares the data for final summation.

V. Approximate Adder

Approximate Adders provide faster and less power-hungry addition at the cost of minor inaccuracies, which are acceptable in DSP tasks. In AKM, they are used in final summation stages where bit-level precision is less critical.

Inputs A and B (n-bit) are divided into two or more smaller segments.

VI. Booth Encoding & Wallace Tree

Each sub-multiplication utilizes Booth Encoding to mini-mize partial products, and a Wallace Tree to sum them quickly.

VII. CSA & Approximate Adders

Partial products are accumulated using CSAs and finalized using approximate adders for faster output with minimal area and delay.

Final Output Composition: The final product is reconstructed as

$$P = P2 \times 2^n + P1 \times 2^{n/2} + P0$$




Fig. 1. Optimized Approximate Karatsuba Multiplier (AKM)

IV. OPTIMIZED VARIABLE LATENCY CARRY SKIP ADDER

The VLCSA is used to speed up the addition process in the DA-FIR architecture. It combines the speed of Carry Skip Adder (CSA) with flexibility of Variable Latency control to reduce critical path delay.

Traditional Carry Skip Adders (CSA) improve speed over Ripple Carry Adders (RCA) by allowing fast propagation of carry bits through blocks of bits. However, they still suffer from uniform delay across blocks regardless of whether a carry skip is actually needed. This results in inefficient resource usage in variable switching conditions. VLCSA (Variable Latency Carry Skip Adder) addresses this inefficiency by enabling adaptive carry propagation based on input conditions. It introduces block-based segmentation, carry-skip logic, and a variable path latency model, significantly improving delay without increasing area or power consumption.

Optimized VLCSA Architecture and Working :

The VLCSA design Segmentation into Variable Blocks, The full input (e.g., 32 bits) is divided into smaller segments (e.g., 4 blocks of 8 bits each).

$$A[N - 1 : 0], B[N - 1 : 0]$$

There are N-bit operands (e.g., 16 bits) Block Splitter:

$$A = [A_{15 : 12}, A_{11 : 8}, A_7 : 4, A_3 : 0]$$

$$B = [B_{15 : 12}, B_{11 : 8}, B_7 : 4, B_3 : 0]$$

For a 16-bit adder, divide 4 block of 4-bits each

A. Ripple Carry Adder (RCA) for internal addition

Generate (G), Propagate (P) logic to assess whether carry skip is needed. Skip Logic Circuit to forward carry rapidly if all propagate conditions in the block

are met. For each block, use a basic Ripple Carry Adder (RCA) to compute local sum and carry.

SumBits + CarryOut

B. Carry Skip Logic

If all propagate signals in a block are high that is,

$$P_i = P_0 \times P_1 \times \dots \times P_{k-1}$$

Where

$$P_j = A_j \oplus B_j$$

$$P_i = 1$$

Carry can be skipped across block

$$C_{out}^{(j)} = \begin{cases} C_{in}^{(j)} & \text{if } P_i = 1 \\ C_{out}^{RCA} & \text{if } P_i = 0 \end{cases}$$

skip logic skips the block entirely, going directly to the next. Otherwise, a normal ripple carry occurs.

C. Variable Latency Mechanism

Latency is determined at runtime based on the actual carry condition. This reduces worst-case delay for many real-world scenarios where carries are not needed across all bits.

D. Delay Analysis and Optimization

T_{RCA} : Delay through an n-bit ripple carry adder T_{MUX} : Delay through the multiplexer used for skip logic

T_{AND} : Delay for generating propagate signal

$T_{skip} = (T_{AND} + T_{MUX})$

$$T_{skip} = (T_{AND} + T_{MUX})$$

In VLCSA with m block, each of size $n = N/M$, total delay is:

$$T_{VLCSA} = \max(T_{RCA} + T_{skip}) \text{ per block}$$

For many DSP signals where most bit don't propagate carriers VLCSA archives up to 20 to 30 per cent delay reduction as compared to traditional CSA




Fig. 2. Optimized Variable Latency Carry Skip Adder (VLCSA)

Feature	Traditional CSA	Optimized VLCSA
Carry	Fixed path skip	Adaptive/Condition skip
Delay	Uniform across blocks	Variable, depending on input
Area Efficiency	Moderate	High
Application Efficiency	General purpose	Optimized for DSP/approximate

TABLE I: Key comparison

E. Summary of VLCSA Optimizations

- Skip Logic Based on Runtime Conditions, Only skip when necessary.
- Skip Logic Based on Runtime Conditions, Only skip when necessary.
- Adaptive Delay, Reduces unnecessary propagation.
- Segmented Design, Ensures flexibility and better resource use.
- Efficient for FIR filters and multipliers, Because partial sum operations benefit from lower-latency additions.

V. Optimized DA-FIR Filter Architecture

Distributed Arithmetic (DA) is a multiplier-free technique primarily used for efficient implementation of Finite Impulse Response (FIR) filters. Instead of multiplying input samples by filter coefficients directly, DA precomputes all possible partial sum combinations and stores them in a Look-Up Table (LUT). These precomputed results are accessed based on the bit-serial representation of input data.

In DA the multiplication process is replaced with bit-serial operations. Results are accumulated using shift-add techniques. This saves area and power while increasing computational efficiency, especially in FPGA/ASIC implementations.

A. Basic FIR filter equation

$$y[n] = \sum_{k=0}^{M-1} h[k] \cdot x[n - k]$$

y[n]: Output signal

x[n-k]: Input signal delayed by k h[k]: Coefficients

G : Numbers of taps

Avoids direct multiplication, Precomputed combinations of coefficients, Uses a shift-and-add mechanism.

B. DA - Formulation

Distributed arithmetic avoids multiplication by precomputed partial sum n-bit inputs.

$$x[n - k] = \sum_{b=0}^{B-1} x_b[n - k] \cdot 2^b$$

now plug into the FIR equation

$$y[n] = \sum_{b=0}^{B-1} 2^b \cdot \sum_{k=0}^{G-1} h[k] \cdot x_b[n - k]$$

where,

x_b[n-k]: b-th bit of x[n-k]

LUT,s store precomputed

$$\sum h[k] \cdot x_b[n - k]$$

C. Integration of AKM and VLCSA

To further optimize the DA-FIR architecture, we integrated

Approximate Karatsuba Multiplier (AKM)

Used to handle partial products where high accuracy, reducing area and power consumption.

Kartasuba multiplication Given two n-bits input A and B

$$A = A_H \times 2^n + A_L, B = B_H \times 2^n + B_L$$

Then,

$$P = A \times B = A_H B_H \times 2^{2n} + ((A_H + A_L)(B_H + B_L) - A_H B_H - A_L B_L) \times 2^n + A_L B_L$$

Here, A_H , A_L and B_H , B_L are the high and low parts of A and B. The products are computed using the Booth encoded Wallace tree. Approximate adder are used in final sum

Booth encoding logic

$$x = -2x_2 + x_1 + x_0$$

it encoded 3 bit at a time to generate 0, ± 1 , or ± 2 . multiples of the operend.

Wallence tree reduction

Reduced N partial products to 2 rows using (3:2) compressors (fill adder), Reduction Time

$$\approx \log_3 N$$

Carry-Save Adder(CSA)

used to avoid carry propagation during partial sum accumulation for three.

Inputs: A,B,C

CSA output: Sum,Carry

Approximate Adder logic:

Truncate or simplifies carry computation to save power.

$$\text{Sum}_i = A_i \oplus B_i$$

Variable Latency Carry Skip Adder (VLCSA): Replaces traditional adders in accumulation stages to minimize delay during partial sum updates. Performance Focus: Speed up multiplication and addition, Reduce power and area compared to traditional FIR designs, Maintain acceptable accuracy for most DSP applications (e.g., audio filtering, signal smoothing) **Traditional Carry**

Skip Delay:

$$T_{cs} = TRCA + TMUX$$

Optimized VLCSA(grouped):

$$TVLCSA = MAX(Tblock, Tskip)$$

T-block: Delay of RCA with in group

T-skip: Delay to skip over block via carry skip logic
Each block has propagated signal:

$$P_i = A_i \oplus B_i$$

Final DA-FIR output using Optimized AKM and VLCSA: Insted of LUT's, Shifters and Accumulation. Partial product generator via AKM and Sum of product via VLCSA has been used.

Partial product generation via AKM:

$$pp_k = h[k] * x[n - k]$$

Sum of product via VLCSA:

$$y[n] = \sum_{k=0}^{Q-1} PP_k$$

Filter Coefficients and Structure We designed a Low-pass FIR Filter with: Cut-off frequency: 50 Hz
Input: coefficients (symmetric around the center)
Using MATLAB, we generated the input coefficients representing a combination of 40Hz and 80Hz waveforms in Q15 fixed-point format. These coefficients were used as the input sinusoidal waveform for the FIR filter in the testbench.

We also generated the FIR filter coefficients for a cutoff frequency of 50Hz, since we were designing a low-pass filter. A 50Hz cutoff means the filter should allow the 40Hz component to pass through while attenuating the 80Hz component. These filter coefficients—also in Q15 format—were implemented in the DA-FIR filter within the design source.

As expected, due to the optimization applied to the filter, the output waveform contains only the 40Hz signal, with the 80Hz component effectively attenuated. This confirms the proper functioning of the low-pass FIR filter.

In addition to the filtering performance, we also observed improvements in delay, accuracy, area, and

comparison metrics when compared to traditional FIR filter designs.




Fig. 3. Optimized DA-FIR filter structure for FPGA implementation

Quantization and Scalling(Q15 formet): Input and Coef-ficients are called to 16-bit Q15 fixed point

$$Q_{15} : v = round (R * 2^{15})$$

Final output scalling:

$$y[n]_{scaled} = AccumulatedOutput/2^s$$

logical shifting: $sum \gg \gg 4$

VI. RESULT AND DISCUSSION

Filter Coefficients:

These are the coefficients of cut off value of the FIR filter:

$coeffs[0] = 16'd0; coeffs[1] = 16'd5; coeffs[2] = 16'd11; coeffs[3] = 16'd16; coeffs[4] = 16'd20;$
 $coeffs[5] = 16'd24; coeffs[6] = 16'd25; coeffs[7] = 16'd24; coeffs[8] = 16'd20; coeffs[9] = 16'd12;$
 $coeffs[10] = 16'd0; coeffs[11] = -16'd15; coeffs[12] = -16'd33; coeffs[13] = -16'd51; coeffs[14]$
 $= -16'd68; coeffs[15] = -16'd80; coeffs[16] = -16'd85; coeffs[17] = -16'd81; coeffs[18] = -16'd66;$
 $coeffs[19] =$
 $-16'd38; coeffs[20] = 16'd0; coeffs[21] = 16'd47;$
 $coeffs[22]$
 $= 16'd99; coeffs[23] = 16'd150; coeffs[24] = 16'd195; coeffs[25] = 16'd225; coeffs[26] = 16'd235;$
 $coeffs[27]$

= 16'd219; coeffs[28] = 16'd174; coeffs[29] = 16'd100; coeffs[30] = 16'd0; coeffs[31] = -16'd120; coeffs[32] =

-16'd250; coeffs[33] = -16'd377; coeffs[34] = -16'd486; coeffs[35] = -16'd562; coeffs[36] = -16'd589; coeffs[37]

= -16'd554; coeffs[38] = -16'd446; coeffs[39] = -16'd261; coeffs[40] = 16'd0; coeffs[41] = 16'd332; coeffs[42] = 16'd721; coeffs[43] = 16'd1150; coeffs[44] = 16'd1596; coeffs[45] = 16'd2034; coeffs[46] = 16'd2438; coeffs[47] = 16'd2783; coeffs[48] = 16'd3047; coeffs[49] = 16'd3212; coeffs[50] = 16'd3269; coeffs[51] = 16'd3212; coeffs[52] = 16'd3047; coeffs[53] = 16'd2783; coeffs[54] = 16'd2438; coeffs[55] = 16'd2034; coeffs[56] = 16'd1596; coeffs[57]

= 16'd1150; coeffs[58] = 16'd721; coeffs[59] = 16'd332; coeffs[60] = 16'd0; coeffs[61] = -16'd261; coeffs[62] =

-16'd446; coeffs[63] = -16'd554; coeffs[64] = -16'd589; coeffs[65] = -16'd562; coeffs[66] = -16'd486; coeffs[67]

= -16'd377; coeffs[68] = -16'd250; coeffs[69] = -16'd120; coeffs[70] = 16'd0; coeffs[71] = 16'd100; coeffs[72] = 16'd174; coeffs[73] = 16'd219; coeffs[74] = 16'd235; coeffs[75] = 16'd225; coeffs[76] = 16'd195; coeffs[77] = 16'd150; coeffs[78] = 16'd99; coeffs[79] = 16'd47; coeffs[80]

= 16'd0; coeffs[81] = -16'd38; coeffs[82] = -16'd66; coeffs[83] = -16'd81; coeffs[84] = -16'd85; coeffs[85]

= -16'd80; coeffs[86] = -16'd68; coeffs[87] = -16'd51; coeffs[88] = -16'd33; coeffs[89] = -16'd15; coeffs[90] = 16'd0; coeffs[91] = 16'd12; coeffs[92] = 16'd20; coeffs[93] = 16'd24; coeffs[94] = 16'd25; coeffs[95] = 16'd24; coeffs[96]

= 16'd20; coeffs[97] = 16'd16; coeffs[98] = 16'd11; coeffs[99]

= 16'd5; coeffs[100] = 16'd0;

Input sample coefficients:

these are the Coefficients of 40Hz+80Hz sinusoidal signal: 0000 3573 610A 7B20 7FFF 709B 5234 2CF1

09D4 F081 E56B E8D8 F6F9 0907 1728 1A95 0F7F F62C D30F ADCC 8F65 8001 84E0 9EF6 CA8D 0000 3573 610A 7B20 7FFF

709B 5234 2CF1 09D4 F081 E56B E8D8 F6F9 0907 1728

1A95 0F7F F62C D30F ADCC 8F65 8001 84E0 9EF6 CA8D

0000 3573 610A 7B20 7FFF 709B 5234 2CF1 09D4 F081 E56B E8D8 F6F9 0907 1728 1A95 0F7F F62C D30F ADCC 8F65 8001 84E0 9EF6 CA8D 0000 3573 610A 7B20 7FFF

709B 5234 2CF1 09D4 F081 E56B E8D8 F6F9 0907 1728

1A95 0F7F F62C D30F ADCC 8F65 8001 84E0 9EF6 CA8D

0000

Output sample coefficients:

datain=3573,	dataout=0000	datain=610a,
dataout=0000	datain=7b20,	dataout=0000
datain=7fff,	dataout=0000	datain=709b,
dataout=0000	datain=709b,	dataout=fe9a
datain=5234,	dataout=fe9a	datain=5234,
dataout=fe86	datain=2cf1,	dataout=fe86
datain=2cf1,	dataout=fe86	datain=2cf1,
dataout=fd20	datain=09d4,	dataout=fd20
datain=09d4,	dataout=036f	datain=f081,
dataout=036f	datain=f081,	dataout=fdac
datain=e56b,	dataout=fdac	datain=e56b,
dataout=fc06	datain=e8d8,	dataout=fc06
datain=e8d8,	dataout=ffb0	datain=f6f9,
dataout=ffb0	datain=f6f9,	dataout=ffb0
datain=f6f9,	dataout=03e5	datain=0907,
dataout=03e5	datain=0907,	dataout=ff4d
datain=1728,	dataout=ff4d	datain=1728,
dataout=017e	datain=1a95,	dataout=017e
datain=1a95,	dataout=ffe8	datain=0f7f,
dataout=ffe8	datain=0f7f,	dataout=ffe8
datain=0f7f,	dataout=0326	datain=f62c,
dataout=0326	datain=f62c,	dataout=ff82
datain=d30f,	dataout=fcf0	datain=adcc,
dataout=fcf0	datain=adcc,	dataout=fd19
datain=8f65,	dataout=fd19	datain=8f65,
dataout=fd19	datain=8f65,	dataout=fd19
datain=8001,	dataout=fd19	datain=8001,
dataout=fd19	datain=8001,	dataout=fd19
datain=84e0,	dataout=03b4	datain=9ef6,
dataout=03b4	datain=9ef6,	dataout=ff8c
datain=ca8d,	dataout=ff8c	datain=ca8d,
dataout=ff8c	datain=ca8d,	dataout=fe6d
datain=0000,	dataout=fe6d	datain=0000,
dataout=fe6d	datain=0000,	dataout=fe6d



dataout=fe6d datain=0000, dataout=ff44 datain=1728, dataout=0070 datain=1728, dataout=03fc
 datain=3573, dataout=ff44 datain=3573, datain=1a95, dataout=03fc datain=1a95, dataout=fee4
 dataout=fc6b datain=610a, dataout=fc6b datain=0f7f, dataout=fee4 datain=0f7f, dataout=fcd4
 datain=610a, dataout=fc0c datain=7b20, datain=f62c, dataout=fcd4 datain=f62c, dataout=fe94
 dataout=fc0c datain=7b20, dataout=fed4 datain=7fff, datain=d30f, dataout=fe94 datain=d30f, dataout=fc96
 dataout=ff12 datain=7fff, dataout=ff12 datain=709b, datain=adcc, dataout=fc96 datain=adcc, dataout=fe14
 dataout=ff12 datain=709b, dataout=fe46 datain=8f65, dataout=fe14 datain=8f65, dataout=feb6
 datain=5234, dataout=fe46 datain=5234, datain=8001, dataout=feb6 datain=8001, dataout=fc5f
 dataout=ff26 datain=2cf1, dataout=ff26 datain=2cf1, datain=84e0, dataout=fc5f datain=84e0, dataout=fec4
 dataout=03bc datain=09d4, dataout=03bc datain=9ef6, dataout=fec4 datain=9ef6, dataout=fd44
 datain=09d4, dataout=fd72 datain=f081, datain=ca8d, dataout=fd44 datain=ca8d, dataout=fd63
 dataout=fd72 datain=f081, dataout=fc10 datain=0000, dataout=fd63 datain=0000, dataout=fff6
 datain=e56b, dataout=fc10 datain=e56b, datain=3573, dataout=fff6 datain=3573, dataout=fc55
 dataout=00d7 datain=e8d8, dataout=00d7 datain=610a, dataout=fc55 datain=610a, dataout=0327
 datain=e8d8, dataout=0377 datain=f6f9, datain=7b20, dataout=0327 datain=7b20, dataout=fe46
 dataout=0377 datain=f6f9, dataout=01b5 datain=7fff, dataout=fe46 datain=7fff, dataout=ff12
 datain=0907, dataout=01b5 datain=0907, datain=7fff, dataout=ff12
 dataout=0004 datain=1728, dataout=0004
 datain=1728, dataout=fe2f datain=1a95, dataout=fe2f
 datain=1a95, dataout=006f datain=0f7f, dataout=006f
 datain=0f7f, dataout=fca4 datain=f62c, dataout=fca4
 datain=f62c, dataout=ff54 datain=d30f, dataout=ff54
 datain=d30f, dataout=03ec datain=adcc, datain=610a, dataout=fc55 datain=610a, dataout=0327
 dataout=03ec datain=adcc, dataout=0000 datain=7b20, dataout=0327 datain=7b20, dataout=fe46
 datain=8f65, dataout=0000 datain=8f65, datain=7fff, dataout=fe46 datain=7fff, dataout=ff12
 dataout=0059 datain=8001, dataout=0059
 datain=8001, dataout=fef7 datain=84e0, dataout=fef7
 datain=84e0, dataout=fcdc datain=9ef6, dataout=fcdc
 datain=9ef6, dataout=fe8c datain=ca8d, dataout=fe8c
 datain=ca8d, dataout=fe8f datain=0000, dataout=fe8f
 datain=0000, dataout=03dd datain=3573, datain=0000, dataout=fe8f
 dataout=03dd datain=3573, dataout=020e datain=0000, dataout=03dd datain=3573, dataout=020e
 datain=610a, dataout=020e datain=610a, datain=610a, dataout=020e
 dataout=fdb6 datain=7b20, dataout=fdb6 datain=610a, dataout=020e
 datain=7b20, dataout=feb8 datain=7fff, dataout=feb8 datain=7b20, dataout=feb8
 datain=7fff, dataout=fd43 datain=709b, dataout=fd43 datain=7b20, dataout=feb8
 datain=709b, dataout=feb8 datain=5234, datain=709b, dataout=fd43
 dataout=feb8 datain=5234, dataout=ff05 datain=2cf1, datain=709b, dataout=fd43
 dataout=ff05 datain=2cf1, dataout=01ae datain=5234, dataout=ff05
 datain=09d4, dataout=01ae datain=09d4, datain=2cf1, dataout=01ae datain=09d4, dataout=02c4
 dataout=02c4 datain=f081, dataout=02c4 datain=09d4, dataout=01ae datain=09d4, dataout=02c4
 datain=f081, dataout=fddf datain=e56b, datain=f081, dataout=02c4
 dataout=fddf datain=e56b, dataout=02ee datain=f081, dataout=02c4
 datain=e56b, dataout=02ee datain=e8d8, dataout=ff8d datain=e56b, dataout=fddf
 datain=e8d8, dataout=02ee datain=e8d8, dataout=ff8d datain=e56b, dataout=fddf
 datain=f6f9, dataout=ff8d datain=f6f9, dataout=fc19 datain=e56b, dataout=fddf
 datain=0907, dataout=fc19 datain=0907, dataout=0070

Verilog Implementation Overview:

The Verilog architecture includes.

DA controller: Serially shifts bits from input data.

LUT access module: Stores precomputed combinations. **AKM block:** Multiplies input vector with coefficients when required.

VLCSA block: Efficient accumulation of partial sums.

Final output: Reconstructed from bit-level operations.

Each module was tested independently before integration. Modules were connected using synchronized clock and reset signals. Proper pipelining was ensured at the output of AKM and VLCSA for accurate timing control.

Input:

A composite signal generated by summing two sine waves

40 Hz and 80 Hz. 40 Hz (should pass) 80 Hz (should be attenuated). The Verilog testbench simulates serial bit input and drives the DA-FIR core.

Output:

Input: Clean dual-tone sinusoidal waveform

Output: Contains only 40 Hz component (80 Hz effectively filtered out)

The use of optimized AKM and optimized VLCSA significantly improved hardware efficiency while preserving FIR functionality.

The design demonstrates highly efficient hardware utilization and balanced power consumption across all stages. During the post-synthesis phase, resource usage remains minimal with less than 1% of LUTs,

flip-flops, and DSP blocks consumed, and around 5% IO utilization. These estimations closely align with the post-implementation results, showing consistency in the design process. Specifically, post-implementation reports LUT usage at 0.80%, flip-flops at 0.09%, DSP blocks at 0.82%, and IO at 5.03%, indicating excellent scalability potential.

On the power front, the on-chip power analysis reveals a total power consumption of approximately 326 W, with 90% dynamic and 10% static power. Dynamic power is primarily distributed across logic 49%, signal routing 33%, DSP 10%, and IO 8%. This distribution reflects a well-optimized logic and signal design, where logic accounts for the largest share of dynamic power.

Overall, the design showcases minimal resource usage with predictable scaling and a well-balanced power profile, making it suitable for high-performance, power-aware applications.




Fig. 4. Input Sinusoidal signal

Metric	Original DA-FIR	Optimized DA-FIR
Total Delay(ns)	35 ns	25 ns
Area (Slices)	3600+	2800 (22 % reduction)
Static Power(W)	8.5	6.2 (27% reduction)
Max Frequency (MHz)	150	≥ 180(MHz)

TABLE II: Performance Analysis

Result and simulation:

In this manuscript, High throughput and Low Latency optimized DA-FIR filter design, which is integrated with optimized Aproximate karatsuba multiplier (AKM) using the combination of Booth Encoding, Wallace Tree reduction, and Carry-save Adders, and Optimized Variable latency Carry Skip Adder(VLCSA).Is proposed for FIR low pass filter application is discussed. This proposed design is activated in Xilinx ISE 14.7(Vivado 2024.1) the performance of optimized DA-FIR filter using optimized AKM and optimized VLCSA is evaluated with other DA-FIR-Hyb AKE-VLCSA, DA-FIR-Hyb CSD-ABR- FPGA (Arumugam and Paramasivan, 2021), AxPPA-FIRVLSA and VLSI-RFIR-LCSLA filters respectively.

Simulation results:

This section despite the performance analysis of opt-DA-FIR-opt-AKM-VLCSA-FPGA filter basedon various criteria like speed, delay, slices, slice register, minimum clock, maximum clock frequency, dynamic power, and static power. Then the efficiency of proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA is evaluated with previous DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIR-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2],

VLSI-RFIR-LCSLA [3] filters respectively. Fig.4 depicts the input sinusoidal signal used in the application of opt-DA-FIR-opt-AKM-VLCSA-FPGA filter. the image is generated into Matlab along with the input coefficients mentioned as input sample coefficients , these are the coefficients of 40Hz and 80 Hz sunisoidal wave form. Along wit the cutoff frequency coefficients which is set to 50 Hz are generated from the Matlab mentioned as Filter Coefficients in the Result and Discussion section.

Device Resource Utilization

		DA-FIR-Hyb CSD-ABR-FPGA	AxPPA-FIRVLSA [2]	VLSI-RFIR-LCSLA [3]	DA-FIR-Hyb AKE-VLCSA-FPGA [1]	opt-DA-FIR-opt-AKM-VLCSA-FPGA (proposed)		
		Input Length	Input Length	Input Length	Input Length	Input Length		
		8-bit	32-bit	8-bit	32-bit	8-bit	32-bit	16-bit
Virtex 4 xc4vfx12	Slices	2163	2341	2996	1650	2342	1953	215
	Slice Register	4876	1000	3456	345	2456	432	120
	Min Clock Period (ns)	25.5	23	17.3	27	27	36	7.9
	Max Operating Freq (MHz)	71.07	56	65	37	36	28	126.5
Virtex 7 xc7vx330t	Slices	991	2853	1859	2456	2345	1565	180
	Slice Register	192	576	345	565	325	452	95

	Min Clock Period (ns)	15.9	34.5	13.3	45.2	16.5	38	11.3	7.5	8.2
	Max Operating Freq (MHz)	62.8	29.1	30.2	52.1	15.3	26.3	88.3	94.4	122
Zynq-7000xc7z010	Slices	939	1025	1320	1230	1324	1032	204	558	150
	Slice Register	241	739	322	134	134	158	167	337	115
	Min Clock Period (ns)	9.61	10.8	12.3	16.5	18.9	16.5	6.83	8.47	5.3
	Max Operating Freq (MHz)	104	92.4	100	98.6	89.5	63.2	146.8	118	185.4

TABLE III: Device Utilization report of all Vertex family of FPGA's.

Device	Resource Utilization									
		DA-FIR-Hyb CSD-ABR-FPGA		AxPPA-FIR-VLSA [2]		VLSI-RFIR-LCSLA [3]		DA-FIR-Hyb AKM-VLCSA-FPGA [1]		opt-DA-FIR-opt-AKM-VLCSA-FPGA (proposed)
		Input Length		Input Length		Input Length		Input Length		Input Length
		8-bit	32-bit	8-bit	32-bit	8-bit	32-bit	8-bit	32-bit	16-bit
Virtex 4 xc4vfx12	Delay(ns)	1234	1653	1789	2089	2098	1457	365	125	212
	Speed(ns)	200	560	267	543	321	600	750	965	990
	Static Power(W)	11.2	15.2	14.3	17.4	14.3	16.2	5.32	10.3	4.3
	Dynmic Power(W)	10.3	11.5	14.6	17.5	20.6	21.3	5.2	9.5	4.4
Virtex 7 xc7vx330t	Delay(ns)	2014	1235	1532	2104	1365	990	174	595	109
	Speed(ns)	300	250	360	525	652	348	700	890	970

	Static Power(W)	39.2	45.8	50.8	26.5	29.3	29.6	11.3	22.3	9.1
	Dynmic Power(W)	20.3	25.6	21.3	16.5	19.6	20.7	10.3	15.4	8.7
Zynq-7000xc7z010	Delay(ns)	1025	625	600	689	756	864	204	558	125
	Speed(ns)	650	459	520	650	756	700	900	850	1050
	Static Power(W)	14.3	16.5	20.1	26.5	24.6	29.8	6.81	8.47	5.5
	Dynmic Power(W)	21.5	25.6	19.3	20.2	24.5	23.6	14.6	18.6	11.5

TABLE IV: Power utilization report of the filter designs by all vertex family of FPGA's



Fig. 5. Synthesized design of optimized DA-FIR filter

Fig. 5. depicts the Synthesized design of optimized DA-FIR filter and Fig. 6. depicts the Behavioral simulation or output waveform of optimized DA-FIR filter.

Along with the Fig.7 which despite the post-implementation graph and table of all the resources like LUT, FF, DSP, IO. Similarly Fig.8 which despite the Post-synthesis graph and table of all the resources like LUT,FF,DSP,IO. respectively Table III displays the device utilization report of different vertex family of FPGA's.

In Virtex 4 xc4vfx12 the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 41 %, 49 %, 26 % lower slices, slice registers, min. clock period(ns) and 49% higher max. operating frequency(MHz).For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

In Virtex 7 xc7vx330t the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 25 %, 15 %, 27 % lower slices, slice registers, min. clock period(ns) and 38% higher max. operating frequency(MHz).For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

In Zynq-7000xc7z010 the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 26 %, 31 %, 22 % lower slices, slice registers, min. clock period(ns) and 26% higher max. operating frequency(MHz).For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter and the families of Xilinx ISE 14.7 tool (Vivado 2024.1) as shown in Table III.

Table IV displays the power utilization report report of different vertex family of FPGA's.

In Virtex 4 xc4vfx12 the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 42 %, 19 %, 15 % delay, static power(w), dynamic power(w) and 32% higher speed.For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

In Virtex 7 xc7vx330t the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 37 %, 20 %, 15 % delay, static power(w), dynamic power(w) and 38% higher speed.For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

In Zynq-7000xc7z010 the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter has achieved 39 %, 19 %, 21 % delay, static power(w), dynamic power(w) and 17% higher speed.For 8-bit and 32-bit respectively than the existing filters, such as DA-FIR-Hyb AKE-VLCSA-FPGA [1], DA-FIRF-Hyb CSD-ABR-FPGA, AxPPA-FIR-VLSA [2] and VLSI-RFIR-LCSLA

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter and the families of Xilinx ISE 14.7 tool (Vivado 2024.1) as shown in Table IV.

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter.

[3] respectively. Also, the proposed opt-DA-FIR-opt-AKM-VLCSA-FPGA filter and the families of Xilinx ISE 14.7 tool (Vivado 2024.1) as shown in Table IV.




Fig. 6. Behavioral simulation or output waveform of optimized DA-FIR filter




Fig. 7. Post-implementation graph and table




Fig. 8. Post-synthesis graph and table

VII. Discussion and Conclusion

Summary This project successfully implemented a low-pass FIR filter using Distributed Arithmetic (DA) optimized with: Approximate Karatsuba Multiplier (AKM) Variable Latency Carry Skip Adder (VLCSA) Key improvements include: 40 % delay reduction Reduced area and power Efficient filtering of mixed-frequency input signals.

REFERENCES

1. S. S. H. Krishnan and K. Vidhya, "Distributed arithmetic-fir filter design using approximate karatsuba multiplier and vlcsa," *Expert Systems with Applications*, vol. 249, p. 123488, 2024.
2. S. Yadav, R. Yadav, A. Kumar, and M. Kumar, "A novel approach for optimal design of digital fir filter using grasshopper optimization algorithm," *ISA transactions*, vol. 108, pp. 196–206, 2021.
3. V. Niveditha, S. Palaniappan, K. Naresh, C. K. Nayak, and B. Swapna, "High speed low area decimation filter for hearing aid application," *International Journal of Speech Technology*, vol. 25, no. 3, pp. 633–639, 2022.
4. S. Bose, A. De, and I. Chakrabarti, "Area-delay-power efficient vlsi architecture of fir filter for processing seismic signal," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 11, pp. 3451–3455, 2021.
5. A. Pathan and T. D. Memon, "Sigma-delta modulation based single-bit adaptive dsp algorithms for efficient mobile communication," *Circuits, Systems, and Signal Processing*, vol. 40, no. 4, pp. 1788–1801, 2021.
6. S. Chandra Inguva and J. Seventiline, "Implementation of fpga design of fft architecture based on cordic algorithm," *International Journal of Electronics*, vol. 108, no. 11, pp. 1914–1939, 2021.
7. S. R. Rammohan, N. Jayashri, M. A. Bivi, C. K. Nayak, and V. Niveditha, "High performance hardware design of compressor adder in da based fir filters for hearing aids," *International Journal of Speech Technology*, vol. 23, pp. 807–814, 2020.
8. J. Li, X. Bai, S. Han, and Y. Yu, "The design of fir filter based on improved da and implementation to high-speed ground penetrating radar system," in *2020 International Wireless Communications and Mobile Computing (IWCMC)*, pp. 1140–1144, IEEE, 2020.
9. G. N. Jyothi, K. Sanapala, and A. Vijayalakshmi, "Asic implementation of distributed arithmetic based fir filter using rns for high speed dsp systems," *International Journal of Speech Technology*, vol. 23, no. 2, pp. 259–264, 2020.
10. S. Srivastava, A. K. Dwivedi, and D. Nagaria, "Low complexity multiobjective finite impulse response filter design using salp swarm algorithm and its improved version," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, vol. 34, no. 6, p. e2914, 2021.
11. S. Immareddy, A. Sundaramoorthy, and A. Alagarsamy, "Adaptive fir filter design with approximate adder and hybridized multiplier for efficient noise eradication in sensor nodes," *ECS Journal of Solid State Science and Technology*, vol. 12, no. 9, p. 097002, 2023.
12. V. D. Christilda and A. Milton, "Speed, power and area efficient 2d fir digital filter using vedic multiplier with predictor and reusable logic," *Analog Integrated Circuits and Signal Processing*, vol. 108, no. 2, pp. 323–333, 2021.
13. M. Sakthimohan and J. Deny, "Withdrawn: An optimistic design of 16-tap fir filter with radix-4 booth multiplier using improved booth recoding algorithm," 2020.
14. V. A. Coutinho, V. Ariyaratna, D. F. Coelho, S. K. Pulipati, R. J. Cintra, A. Madanayake, F. M. Bayer, and V. S. Dimitrov, "A low-swap 16-beam 2.4 ghz digital phased array receiver using dft approximation," *IEEE Transactions on Aerospace and Electronic Systems*, vol. 56, no. 5, pp. 3645–3654, 2020.
15. M. S. Prakash and S. R. Ahamed, "A distributed arithmetic based realization of the least mean square adaptive decision feedback equalizer with offset binary coding scheme," *Signal Processing*, vol. 185, p. 108083, 2021.
16. S. Gul, M. F. Siddiqui, and N. ur Rehman, "Fpga-based design for online computation of multivariate empirical mode decomposition," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 12, pp. 5040–5050, 2020.
17. A. Agarwal and L. Bopanna, "Low latency area-efficient distributed arithmetic based multi-rate

- filter architecture for sdr receivers,” *Journal of Circuits, Systems and Computers*, vol. 27, no. 08, p. 1850133, 2018.
18. N. Arumugam and B. Paramasivan, “An integrated fir adaptive filter design by hybridizing canonical signed digit (csd) and approximate booth recode (abr) algorithm in da architecture for the reduction of noise in the sensor nodes,” *Multidimensional Systems and Signal Processing*, vol. 32, no. 4, pp. 1277–1311, 2021.
19. R. Jain and N. Pandey, “Approximate karatsuba multiplier for error-resilient applications,” *AEU-International Journal of Electronics and Communications*, vol. 130, p. 153579, 2021.
20. A. Mandloi and S. Pawar, “Power and delay efficient fir filter design using essa and vl-cska based booth multiplier,” *Microprocessors and Microsystems*, vol. 86, p. 104333, 2021.
21. K. Vijetha and B. R. Naik, “High performance area efficient da based fir filter for concurrent decision feedback equalizer,” *International Journal of Speech Technology*, vol. 23, pp. 297–303, 2020.
22. E. Chitra, T. Vigneswaran, and S. Malarvizhi, “Analysis and implementation of high performance reconfigurable finite impulse response filter using distributed arithmetic,” *Wireless Personal Communications*, vol. 102, pp. 3413–3425, 2018.

HOW TO CITE: Rajat Kumar*, Aman Kumar, FPGA Based Implementation Of Distributed Arithmetic-FIR Filter Design Using Approximate Karatsuba Multiplier And VLCSA, *Int. J. Sci. R. Tech.*, 2026, 3 (6), 1458-1476. <https://doi.org/10.5281/zenodo.20845676>